



The MC8507/6828 Priority Interrupt Controller (PIC) is used to add prioritized responses to inputs to microprocessor systems. The performance has been optimized for the M6800 system, but will serve to eliminate input polling routines from any processor system.

The MC8507/6828 PIC modifies the ROM address which the processor uses to find the start of the polling or other interrupt service routine. When using the PIC in non-M6800 systems, the address for the service routine must end in . . . 1100x (where x indicates the don't care state of the LSB of the address), and any second byte of the routine address must also end in . . . 1100x.

The PIC allows for any added decode time by generating a Stretch signal which can be used to slow the processor clock while fetching interrupt routine starting addresses. The Stretch signal allows the interrupt structure to be designed without concern for faster operation due to improvements in processor speeds.

An interrupt mask prevents any latched interrupt input of lower priority than the mask level from generating an $\overline{\text{IRQ}}$ output.


Figure 1 is a block diagram of the 74VHC04-05 1-of-2 Select. The diagram shows the internal components and their connections:

- 8-Bit Request Register:** Receives inputs IN7 (11), IN6 (10), IN5 (9), IN4 (8), IN3 (7), IN2 (6), IN1 (5), and IN0 (4). It has a Clk input and a 1-of-8 Priority Encoder output.
- 1-of-8 Priority Encoder:** Receives the 8-bit output from the Request Register. It has a Mask input (from the Mask Location Register) and an 8-bit output to the Vector Look-Up Table.
- Vector Look-Up Table:** Receives the 8-bit output from the Priority Encoder and outputs a 4-bit Vector Bus to the Quad 1-of-2 Select.
- Chip Select Decode and Function Control:** Receives inputs E (18), R/W (17), CS0 (3), and CS1 (1). It has a Load input (from the Mask Location Register) and a Mask input (from the Mask Location Register).
- Mask Location Register:** Receives the Mask input from the Chip Select Decode and Function Control and outputs the Mask signal to the 1-of-8 Priority Encoder.
- Quad 1-of-2 Select:** Receives the 4-bit Vector Bus and the 4-bit Address Bus (from the Chip Select Decode and Function Control). It outputs a 4-bit bus (pins Z2, Z3, Z0, Z1) and a 3-bit Stretch signal (pin 3).


Power pins are VCC = Pin 24 and Gnd = Pin 12.

Note: The dual numbering system emphasizes that this device is a bipolar LSI device and directly compatible with the M6800 Microprocessor Family. The Priority Interrupt Controller may be ordered by using either part number.

PRIORITY INTERRUPT CONTROLLER



P SUFFIX
PLASTIC PACKAGE
CASE 649



Pin	Signal	Pin	Signal
1	CS1	24	VCC
2	Stretch	23	IRQ
3	CS0	22	Z4
4	IN0	21	Z3
5	IN1	20	Z2
6	IN2	19	Z1
7	IN3	18	E
8	IN4	17	R/W
9	IN5	16	A1
10	IN6	15	A2
11	IN7	14	A3
12	Gnd	13	A4

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	V_{CC}	-0.5 to +7.0	Vdc
Input Voltage	V_{in}	-1.0 to +5.5	Vdc
Output Voltage	V_{OH}	-0.4 to +7.0	Vdc
Thermal Resistance	θ_{JA}	65	$^{\circ}\text{C/W}$
Operating Temperature Range	T_A	0 to +75	$^{\circ}\text{C}$
Storage Temperature Range	T_{stg}	-55 to +165	$^{\circ}\text{C}$

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0 \text{ Vdc} \pm 5\%$, $T_A = 0 \text{ to } 75^{\circ}$ unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
Input Forward Current ($V_{IL} = 0$, $V_{CC} = 5.25 \text{ Vdc}$)	I_{IL}	—	—	μA
CS1, E		—	-75	
$\overline{\text{CS0}}$, R/W		—	-150	
A1 thru A4		—	-225	
$\overline{\text{IN0}}$ thru $\overline{\text{IN7}}$		—	-1.300	
Input Leakage Current ($V_{IH} = 2.4 \text{ Vdc}$, $V_{CC} = 5.25 \text{ Vdc}$)	I_{IH}	—	—	μA
CS1		—	120	
$\overline{\text{CS0}}$		—	240	
A1 thru A4		—	360	
$\overline{\text{IN0}}$ thru $\overline{\text{IN7}}$		—	-560	
Logic "0" Output Voltage ($I_{OL} = 1.6 \text{ mA}$, $V_{ILT} = 0.8 \text{ Vdc}$, $V_{IHT} = 2.0 \text{ Vdc}$, $V_{CC} = 4.75 \text{ Vdc}$)	V_{OL}	—	—	Vdc
Z1 thru Z4, $\overline{\text{Stretch}}$		—	0.5	
($I_{OL} = 3.2 \text{ mA}$, $V_{CC} = 4.75 \text{ Vdc}$) $\overline{\text{IRQ}}$ — Open Collector		—	0.5	
Logic "1" Output Voltage ($I_{OH} = -0.3 \text{ mA}$, $V_{ILT} = 0.8 \text{ Vdc}$, $V_{IHT} = 2.0 \text{ Vdc}$, $V_{CC} = 4.75 \text{ Vdc}$)	V_{OH}	2.4	—	Vdc
Z1 thru Z4, $\overline{\text{Stretch}}$				
Output Leakage Current ($V_{CC} = V_{CEX} = 5.25 \text{ Vdc}$)	I_{CEX}	—	100	μA
$\overline{\text{IRQ}}$				
Power Supply Drain Current ($V_{CC} = 5.0 \text{ Vdc}$, All Inputs Open)	I_{CC}	—	117	mA

SWITCHING TIMES ($V_{CC} = 5.0 \text{ Vdc}$, $T_A = 25^{\circ}\text{C}$)

Characteristic	Symbol	Min	Typ	Max	Unit
A_i to Z_i Delay Time (Not Selected)	t_{AZ}	—	50	—	ns
Select* to Z_i Delay Time ($\overline{A1} \cdot \overline{A2} \cdot A3 \cdot A4 \cdot \overline{\text{CS0}} \cdot \text{CS1}$ to Z_i)	t_{CSZ}	—	125	—	ns
Select* to $\overline{\text{Stretch}}$ Delay Time ($\overline{A1} \cdot \overline{A2} \cdot A3 \cdot A4 \cdot \overline{\text{CS0}} \cdot \text{CS1}$ to $\overline{\text{Stretch}}$)	t_{STR}	—	110	—	ns
Enable to $\overline{\text{IRQ}}$ Delay Time, Non-Masked Mode	t_{IRQ}	—	220	—	ns
Enable to $\overline{\text{IRQ}}$ Delay Time, Masked Mode	t_{MIRQ}	—	**	—	ns

*Select = ($\overline{A1} \cdot \overline{A2} \cdot A3 \cdot A4 \cdot \overline{\text{CS0}} \cdot \text{CS1}$ ·R/W) which corresponds to FFF8 or FFF9 interrupt response in the M6800 system.

**Value depends on mask level and stored priority input. Maximum value occurs with mask level 8 and stored interrupt $\overline{\text{IN0}}$. Minimum value occurs with mask level J and stored interrupt $\overline{\text{IN(J-1)}}$.



FIGURE 4 – BASIC FUNCTIONAL FLOW CHART





FIGURE 5 – MASK OPERATION

a – MASK FLOW CHART



b – MASK TRUTH TABLE

Mask Register Contents				Response to Priority Inputs 1 = Response to Input, 0 = No Response.							
M4	M3	M2	M1	IN7	IN6	IN5	IN4	IN3	IN2	IN1	IN0
1	1	1	1	0	0	0	0	0	0	0	0
1	1	1	0	0	0	0	0	0	0	0	0
1	1	0	1	0	0	0	0	0	0	0	0
1	1	0	0	0	0	0	0	0	0	0	0
1	0	1	1	0	0	0	0	0	0	0	0
1	0	1	0	0	0	0	0	0	0	0	0
1	0	0	1	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	0
0	1	1	1	1	0	0	0	0	0	0	0
0	1	1	0	1	1	0	0	0	0	0	0
0	1	0	1	1	1	1	0	0	0	0	0
0	1	0	0	1	1	1	1	0	0	0	0
0	0	1	1	1	1	1	1	0	0	0	0
0	0	1	0	1	1	1	1	1	0	0	0
0	0	0	1	1	1	1	1	1	1	0	0
0	0	0	0	1	1	1	1	1	1	1	0
0	0	0	0	1	1	1	1	1	1	1	1



FIGURE 2 — MC8507 TRUTH TABLE FOR M6800 MICROPROCESSOR SYSTEMS

Active Input		Output When Selected				Equivalent to Bits 1-4 of B0, B1 . . . , B15 Hex Address	Address ROM Bytes Contain Address of:
		Z4	Z3	Z2	Z1		
Highest	$\overline{IN7}$	1	0	1	1	FFF6 or 7	Priority 7 Routine
	$\overline{IN6}$	1	0	1	0	FFF4 or 5	Priority 6 Routine
	$\overline{IN5}$	1	0	0	1	FFF2 or 3	Priority 5 Routine
	$\overline{IN4}$	1	0	0	0	FFF0 or 1	Priority 4 Routine
	$\overline{IN3}$	0	1	1	1	FFEE or F	Priority 3 Routine
	$\overline{IN2}$	0	1	1	0	FFEC or D	Priority 2 Routine
	$\overline{IN1}$	0	1	0	1	FFEA or B	Priority 1 Routine
Lowest	$\overline{IN0}$	0	1	0	0	FFE8 or 9	Priority 0 Routine
	None	1	1	0	0	FFF8 or 9	Default Routine*

*Default routine is the response to interrupt requests not generated by a prioritized input. The default routine may contain polling routines or may be an address in a loop for an interrupt driven system.

puts $\overline{IN0}$, $\overline{IN1}$, $\overline{IN2}$, and $\overline{IN3}$ would not generate an interrupt to the MPU system. The input request register is not affected by the mask, and if the mask is cleared (by loading it with zeros) any previously stored inputs will generate an \overline{IRQ} signal.

The chip select and decode circuitry controls all internal functions of the PIC. The selected mode is defined as the logical AND function $\overline{A1} \cdot \overline{A2} \cdot A3 \cdot A4 \cdot \overline{CS0} \cdot CS1 \cdot R/W$. When the device is not in the selected mode the request register clock is enabled and the address inputs A_i pass directly through the data selector to the Z_i outputs. When the MPU responds to interrupt request \overline{IRQ} and the PIC decodes the select address, the request register is inhibited and the data selector places the vector on the Z outputs. The address delay added to the MPU system is shown in Figure 3. This delay may be critical in some systems. A stretch signal, which indicates the selected mode, is provided for use with special MPU clock drivers to stretch the clock cycle when accessing slow ROMs. The $\overline{CS0}$ input has one less gating level than the remainder of the select decode logic. This allows an external NAND gate to be used for the full address decode without any increase in delay times.

The decode logic also controls the loading of the mask location register. This register will be loaded on the falling edge of the enable pulse when enabled by the logical AND function $\overline{CS0} \cdot CS1 \cdot R/W$ (note 1). Contrary to normal read/write operations in MPU systems, the "data" written into the mask register are bits A1 thru A4 of the address bus (see Figure 5). This means that in the load mask mode the data on the data bus is a don't care. However in this mode the ROM will also be accessed and both the ROM and MPU will be driving the data bus. Therefore the read/write line should be used as an active high chip select or enable signal for ROM decoding.

Figure 4 show the typical operation flow diagram for the PIC in an M6800 system. The functional timing for this flow is as shown in the first part of the waveforms

in Figure 1. The second half of Figure 1 shows the operation of the mask. Interrupts will be stored even if they are masked. When the mask is released the \overline{IRQ} signal will then be generated.

The influence of the mask register on the priority encoder is shown in the truth table of Figure 5. The actual use of the mask register will vary with the system needs and the imaginative software programmer.

Note 1. Since during normal operation of the MPU the address lines and the R/W line can be in an indeterminate state, VMA should be logically ANDed with one of the chip select inputs of the PIC to prevent erroneous writes into the mask register.

FIGURE 3 — HIGH ROM ADDRESS DELAY ADDED TO M6800 SYSTEM





FIGURE 1 – FUNCTIONAL WAVEFORMS



OPERATING CHARACTERISTICS

The primary purpose of the Priority Interrupt Controller (PIC) is to generate a modified address to ROM in response to prioritized inputs. With the PIC, each interrupting device is assigned a unique ROM location which contains the starting address of the appropriate service routine. After the MPU detects and responds to an interrupt the PIC directs the MPU to the proper memory location.


The basic functions of the PIC are shown in the block diagram. The 8-bit request register is an edge clocked D-type register with internal 6 k Ω pullup resistors on the interrupt inputs ($\overline{\text{IN0}}$ thru $\overline{\text{IN7}}$). Note the inputs

are active low. The interrupt register is loaded on the falling edge of the enable when the PIC is not selected.

The 1-of-8 priority encoder enables a vector corresponding to the stored interrupt with the highest priority and places it on the vector input port of a data selector. In addition an interrupt request signal $\overline{\text{IRQ}}$ is generated to signal the MPU that an interrupt has been detected. The mask location register overrides and inhibits all interrupts with priority below the mask level. The mask can be thought of as a movable partition allowing responses to inputs equal to or greater than the mask value. For example if the stored mask level was 4, in-



FIGURE 6 – TYPICAL M6800 SYSTEM CONFIGURATION



Circuit diagrams utilizing Motorola products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and

is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of Motorola Inc. or others.

**MOTOROLA** Semiconductor Products Inc.